A Hardware-Efficient Programmable FIR Processor Using Input-Data and Tap Folding
- PDF / 1,477,328 Bytes
- 14 Pages / 600.03 x 792 pts Page_size
- 36 Downloads / 152 Views
Research Article A Hardware-Efficient Programmable FIR Processor Using Input-Data and Tap Folding Oscal T.-C. Chen and Li-Hsun Chen Department of Electrical Engineering, Signal and Media Laboratories, National Chung Cheng University, Chia-Yi 621, Taiwan Received 4 March 2006; Revised 1 August 2006; Accepted 24 November 2006 Recommended by Bernhard Wess Advances in nanoelectronic fabrication have enabled integrated circuits to operate at a high frequency. The finite impulse response (FIR) filter needs only to meet real-time demand. Accordingly, increasing the FIR architecture’s folding number can compensate the high-frequency operation and reduce the hardware complexity, while continuing to allow applications to operate in real time. In this work, the folding scheme with integrating input-data and tap folding is proposed to develop a hardware-efficient programmable FIR architecture. With the use of the radix-4 Booth algorithm, the 2-bit input subdata approach replaces the conventional 3-bit input subdata approach to reduce the number of latches required to store input subdata in the proposed FIR architecture. Additionally, the tree accumulation approach with simplified carry-in bit processing is developed to minimize the hardware complexity of the accumulation path. With folding in input data and taps, and reduction in hardware complexity of the input subdata latches and accumulation path, the proposed FIR architecture is demonstrated to have a low hardware complexity. By using the TSMC 0.18 µm CMOS technology, the proposed FIR processor with 10-bit input data and filter coefficient enables a 128-tap FIR filter to be performed, which takes an area of 0.45 mm2 , and yields a throughput rate of 20 M samples per second at 200 MHz. As compared to the conventional FIR processors, the proposed programmable FIR processor not only meets the throughput-rate demand but also has the lowest area occupied per tap. Copyright © 2007 O. T.-C. Chen and L.-H. Chen. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1.
INTRODUCTION
Finite impulse response (FIR) filter is regarded as one of the major operations in digital signal processing; specifically, the high-tap-number programmable FIR filter is commonly applied in ghost cancellation and channel equalization. The main operation of an FIR filter is convolution, which can be performed using addition and multiplication. The high computational complexity of such an operation makes the use of special hardware more suitable for enhancing the computational performance. This special hardware used to realize a high-tap-number programmable FIR filter is costly. Thus minimizing the hardware cost of this special hardware is an important issue. With the regular computation of an architecture, a folding scheme that utilizes the same and small hardware component to repeatedly complete a set of computation is frequently used to reduce t
Data Loading...
