Optimizing the Combined Automation Scheme in the ASIS Basis
- PDF / 145,662 Bytes
- 9 Pages / 594 x 792 pts Page_size
- 70 Downloads / 163 Views
CYBERNETICS OPTIMIZING THE COMBINED AUTOMATION SCHEME IN THE ASIS BASIS A. A. Barkalov,1 L. A. Titarenko,2 A. V. Baiev,3 and A. V. Matviienko4
UDC 004.274
Abstract. A method is proposed for decreasing the area of the ASIS occupied by the scheme of a combined automation. The method is based on the encoding of the classes of pseudoequivalent states of Moore automation by additional variables. This approach leads to a four-level scheme implemented as two nano-PLAs and decreases the area of a nano-PLA that generates microoperations of the Moore automation and additional variables. An example of synthesis with the use of the proposed scheme is considered. The results of the efficiency analysis of the proposed method with the use of the library of benchmarks are presented. Keywords: combined microprogrammed automation, synthesis, nano-PLA, ASIS, pseudo-equivalent states. INTRODUCTION A wide use of embedded, autonomous, and portable systems [1–3] is closely related to the problem of decreasing the area of the ASIS occupied by a digital system. The solution to this problem highly depends on the features of an element basis [4, 5]. In times of mass production of nanoelectronic devices, it is expedient to use the customized VLSI circuits like ASIC (application specific integrated circuit) [6, 7]. The methods of area optimization for single blocks depend on their features [8]. One of the most important blocks of a digital system is a control system [9] that coordinates interactions between other blocks. Different methods are used for the synthesis of control system schemes. One of them is a combined microprogrammed automation (CMA) model [10]. This model allows the implementation of the automata with the same features as Mealy and Moore FSMs [8]. The CMA scheme is determined by the system of Boolean functions (SBFs), for the implementation of which it is expedient to use a nano programmable logic array (nano-PLA) [11–13] on the ASIC basis. The well-known publications do not consider the synthesis methods for CMA schemes on the nano-PLA basis. The present paper proposes a method to decrease the nano-PLA area based on encoding of pseudo-equivalent state (PES) classes of the Moore FSM [14]. To specify the CMA, the language of graph-scheme of algorithm (GSA) [8] is used, graphically illustrating FSM synthesis methods. SPECIFIC CHARACTERISTICS OF CMA AND NANO-PLA BASIS To synthesize a CMA scheme, the initial GSA G has to be specified by states of the Moore FSM [8]. It is due to the fact that the CMA generates two types of outflow signals (microoperations). The Mealy FSM microoperations are 1
Uniwersytet ZielonogËrski, Zielona GËra, Poland, and Vasyl’ Stus Donetsk National University, Vinnytsia, Ukraine, [email protected]. 2Uniwersytet Zielonogorski, Zielona Gura, Poland, and Kharkiv National University of Radio Electronics, Kharkiv, Ukraine, [email protected]. 3Vasyl’ Stus Donetsk National University and Peoly LLC, Vinnytsia, Ukraine, [email protected]. 4V. M. Glushkov Institute of Cybernetics, National Aca
Data Loading...
