A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCs
- PDF / 4,205,191 Bytes
- 51 Pages / 439.37 x 666.142 pts Page_size
- 35 Downloads / 185 Views
A Timed‑Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCs Kim Grüttner1 · Philipp A. Hartmann1 · Tiemo Fandrey1 · Kai Hylla1 · Daniel Lorenz1 · Stefan Hauck‑Stattelmann2 · Björn Sander3 · Oliver Bringmann4 · Wolfgang Nebel1,5 · Wolfgang Rosenstiel4 Received: 28 May 2015 / Accepted: 14 February 2020 © Springer Science+Business Media, LLC, part of Springer Nature 2020
Abstract Consideration of an embedded system’s timing behavior and power consumption at system-level is an ambitious task. Sophisticated tools and techniques exist for power and timing estimations of individual components such as custom hard- and software as well as IP components. In this article we present an ESL framework for timing and power aware virtual system prototyping of heterogeneous MPSoCs consisting of software, custom hardware and 3rd party IP components. In virtual platform, previously only used for functional software verification, our proposed timed value streams enable a hierarchical and composable power model. Our proposed ESL framework supports the integration of a broad range of system-level timing and power models into virtual platform. Power and timing models can either be generated from a functional C/C++ description or include state-machine based power models to existing functional and timed virtual platform (black-box) components. Our timed value stream based power model supports the run-time analysis of different platform power management strategies with configurable temporal abstraction, supporting simulation speed and accuracy trade-offs. This work evaluates timing and power back-annotation and power state machine based approaches with timed value streams in two use-cases: An MP3 decoder, compared to a power-aware ISS and gate-level simulation, and an FPGA based many-core architecture against measurements. Finally, the simulation time overhead of the proposed stream based power model is analyzed and discussed. Keywords ESL timing and power instrumentation · Power state machine · Timed value stream power model
* Kim Grüttner [email protected] Extended author information available on the last page of the article
13
Vol.:(0123456789)
International Journal of Parallel Programming
1 Introduction The increasing use and growing complexity of Multi-processor System-on-Chip (MPSoCs) and the resulting potential interaction of system components makes it very hard to analyse the timing and power consumption of complex embedded systems. For an early analysis of extra-functional system properties,1 the estimation of execution times and power consumption of MPSoC components becomes more and more important. In the last years, a lot of effort has been spent in estimating execution times and power on RT-level. However, today’s application and target platform complexity inhibits full system simulations at such a low level of abstraction. Furthermore, simulating the different components of the target platform separately is not feasible since predictions and analyses of the overall
Data Loading...
