An FPGA Run-Time Parameterisable Log-Normal Random Number Generator
Monte Carlo financial simulation relies on the generation of random variables with different probability distribution functions. These simulations, particularly the random number generator (RNG) cores, are computationally intensive and are ideal candidate
- PDF / 22,845,713 Bytes
- 356 Pages / 430 x 660 pts Page_size
- 64 Downloads / 182 Views
Editorial Board David Hutchison Lancaster University, UK Takeo Kanade Carnegie Mellon University, Pittsburgh, PA, USA Josef Kittler University of Surrey, Guildford, UK Jon M. Kleinberg Cornell University, Ithaca, NY, USA Alfred Kobsa University of California, Irvine, CA, USA Friedemann Mattern ETH Zurich, Switzerland John C. Mitchell Stanford University, CA, USA Moni Naor Weizmann Institute of Science, Rehovot, Israel Oscar Nierstrasz University of Bern, Switzerland C. Pandu Rangan Indian Institute of Technology, Madras, India Bernhard Steffen University of Dortmund, Germany Madhu Sudan Massachusetts Institute of Technology, MA, USA Demetri Terzopoulos University of California, Los Angeles, CA, USA Doug Tygar University of California, Berkeley, CA, USA Gerhard Weikum Max-Planck Institute of Computer Science, Saarbruecken, Germany
4943
Roger Woods Katherine Compton Christos Bouganis Pedro C. Diniz (Eds.)
Reconfigurable Computing: Architectures, Tools and Applications 4th International Workshop, ARC 2008 London, UK, March 26-28, 2008 Proceedings
13
Volume Editors Roger Woods Queen’s University Belfast ECIT Institute, Queen’s Road, Queen’s Island, Belfast, BT 3 9DT, UK E-mail: [email protected] Katherine Compton University of Wisconsin-Madison 1415 Engineering Drive, Madison, WI 53706, USA E-mail: [email protected] Christos Bouganis Imperial College London Department of Electrical and Electronic Engineering South Kensington Campus, London, SW7 2AZ, UK E-mail: [email protected] Pedro C. Diniz Technical University of Lisbon Instituto Superior Técnico, Av. Rovisco Pais, 1049-001 Lisboa, Portugal E-mail: [email protected]
Library of Congress Control Number: 2008923932 CR Subject Classification (1998): C, B, I.4 LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues ISSN ISBN-10 ISBN-13
0302-9743 3-540-78609-0 Springer Berlin Heidelberg New York 978-3-540-78609-2 Springer Berlin Heidelberg New York
This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law. Springer is a part of Springer Science+Business Media springer.com © Springer-Verlag Berlin Heidelberg 2008 Printed in Germany Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 12240425 06/3180 543210
Preface
For many years, the idea of reconfigurable hardware systems has represented the Holy Grail for computer system designers. It has been recognized for a long time that the microprocessor provides high flexibil
