Numerical modeling and analysis of a TM mode-division (de)multiplexer based on grating assisted couplers
- PDF / 3,183,463 Bytes
- 19 Pages / 439.37 x 666.142 pts Page_size
- 52 Downloads / 207 Views
Numerical modeling and analysis of a TM mode‑division (de) multiplexer based on grating assisted couplers Manoranjan Minz1 · Ramesh Kumar Sonkar1 Received: 11 March 2020 / Accepted: 17 August 2020 © Springer Science+Business Media, LLC, part of Springer Nature 2020
Abstract In this paper, a mode-division (de)multiplexer capable of multiplexing three transverse magnetic modes simultaneously at the operating wavelength of 1550 nm has been proposed. The device structure is designed using slab waveguides with Si and SiO2 as core and cladding materials, respectively. Grating assisted couplers have been employed to couple the fundamental modes of two single-mode waveguides with the two higher-order modes of a multimode waveguide in the opposite direction. The fundamental mode of the multimode waveguide keeps propagating in the same waveguide without any power coupling to other modes. Using perturbation approach and coupled-mode theory, the proposed structure is theoretically analyzed. 2D Finite Difference Time Domain numerical simulation technique has been used to simulate and analyze the proposed mode division (de)multiplexer. During the demultiplexing operation, the proposed device exhibits insertion loss ranging from − 2.01 to − 0.01 dB, return loss ranging from − 31.07 to − 9.17 dB, and crosstalk in the range of − 41.76 to − 13.58 dB. Whereas for the multiplexing operation, insertion loss, return loss, and crosstalk range from − 1.59 to − 0.01 dB, − 31.07 to − 10.17 dB, and − 41.76 to − 8.05 dB respectively. Keywords Coupling · Crosstalk · Demultiplex · Grating · Insertion loss · Multiplex · Return loss · Slab waveguide
1 Introduction The architecture of processors has been shifted to multi-threaded and multi-cores to achieve higher performance while executing more computations per second, as the clock frequency of the processors has reached its practical limit due to high power dissipation (Biberman and Bergman 2012). Parallel code execution via multiple cores increases computation speed and thus, the number of cores has been increasing to satisfy high * Manoranjan Minz [email protected] Ramesh Kumar Sonkar [email protected] 1
Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam 781039, India
13
Vol.:(0123456789)
400
Page 2 of 19
M. Minz, R. K. Sonkar
bandwidth demand (Gepner and Kowalik 2006). However, the traditional electrical interconnects will not be able to meet future demands due to the interconnect bottleneck (Kirchain and Kimerling 2007). Complementary metal-oxide-semiconductor (CMOS) compatible optical interconnect has emerged as a promising solution that can provide high bandwidth and low power consumption per bit or per unit distance as compared to the electrical counterpart (Miller 2009). The capacity of the optical interconnects can be improved by employing different multiplexing techniques, such as Wavelength Division Multiplexing (WDM), Mode-Division Multiplexing (MDM), and Polarization Division Multiplexing (PDM) (Dai
Data Loading...
