The use of artificial neural network to design and fabricate one of the most compact microstrip diplexers for broadband

  • PDF / 1,987,371 Bytes
  • 14 Pages / 595.276 x 790.866 pts Page_size
  • 36 Downloads / 155 Views

DOWNLOAD

REPORT


(0123456789().,-volV)(0123456789().,-volV)

The use of artificial neural network to design and fabricate one of the most compact microstrip diplexers for broadband L-band and Sband wireless applications Salah I. Yahya1,2



Abbas Rezaei3



Leila Nouri4,5

Accepted: 10 October 2020  Springer Science+Business Media, LLC, part of Springer Nature 2020

Abstract In this paper, a computational intelligence method based on artificial neural network (ANN) is used to design and fabricate a high-performance microstrip diplexer. For a novel basic bandpass filter we have developed an ANN model with S-parameters and group delay (GD) as the outputs and frequency, substrate type, substrate thickness and physical dimensions as the inputs. Using the multilayer perceptron neural network trained with back-propagation algorithm, a novel microstrip diplexer with a very small area of 0.004 k2g is obtained. It has the insertion losses less than 0.1 dB and GDs less than 1 ns, which are the best values in comparison with the previously reported microstrip diplexers. The proposed diplexer operates at 1.4 GHz and 3 GHz for L-band and S-band wireless applications, respectively. It has two wide fractional bandwidths of 47% and 45% which make it appropriate for broadband applications. Moreover, the very low insertion losses of the presented diplexer make it suitable for energy harvesting applications. The designed diplexer can attenuate the 1st up to 7th harmonics, where several transmission zeros are obtained that improve the stopband features. To verify the design process, the ANN model and simulation results, the presented diplexer is fabricated and measured. Keywords Wireless  Artificial neural network  Diplexer  Microstrip  Multilayer perceptron

1 Introduction

& Leila Nouri [email protected] Salah I. Yahya [email protected] Abbas Rezaei [email protected] 1

Department of Communication and Computer Engineering, Cihan University-Erbil, Erbil, Kurdistan Region, Iraq

2

Department of Software Engineering, Faculty of Engineering, Koya University, Koya, Kurdistan Region KOY45, Iraq

3

Department of Electrical Engineering, Kermanshah University of Technology, Kermanshah, Iran

4

Institute of Research and Development, Duy Tan University, Da Nang 550000, Vietnam

5

Faculty of Electrical and Electronic Engineering, Duy Tan University, Da Nang 550000, Vietnam

A microstrip diplexer is a planar device demanded extensively by the current communication systems. It can separate signals from crowded radio frequency (RF) channels and multiplex them. The concern of diplexer designers is to improve diplexer performance and miniaturize its size, simultaneously. Accordingly, several types of diplexers based on different structures have been reported in [1–24]. The main disadvantage of the previous works is their large implementation areas. On the other hand, all reported diplexers in [1–14] have large insertion loss, large group delay (GD) and narrow channels. Despite the importance of harmonic suppression, the introduced d