High performance hardware design of compressor adder in DA based FIR filters for hearing aids
- PDF / 1,281,360 Bytes
- 8 Pages / 595.276 x 790.866 pts Page_size
- 35 Downloads / 252 Views
High performance hardware design of compressor adder in DA based FIR filters for hearing aids S. Radha Rammohan1 · N. Jayashri1 · Mariyam Aysha Bivi2 · Chinmaya Kumar Nayak3 · V. R. Niveditha4 Received: 30 April 2020 / Accepted: 28 September 2020 © Springer Science+Business Media, LLC, part of Springer Nature 2020
Abstract Hearing aid is an acoustic device which is worn by hearing loss people. To compensate the different types of hearing loss, it is necessary to selectively amplify sounds at required frequencies. The main aim of the hearing aid is to selectively remove the noise signal such that the processed sound matches ones audiogram. To achieve this, the decimation filter in hearing aids can be design using multiplier less architecture which should be able to adjust sound levels at arbitrary frequencies within a given spectrum. In hearing aids, decimation filter plays a key role. This paper presents a low complexity design of a digital finite impulse response (FIR) filter for digital hearing aid application. This paper proposed approximate 4:2 compressor adders in memory less DA based FIR filter architecture. In DA architecture the area of the ROM increases gradually when filter order is increased. Memory less DA is designed using compressor adders is a solution to decrease the power consumption and area of the FIR filters and makes the area and power reduction for hearing aid application. The proposed DA based FIR filter architecture is synthesized on 90 nm technology using Synapsis Application Specific Integrated circuit design compiler. The proposed architecture has 45% reduction in area delay product when distinguish with systolic architecture and 10% less ADP when compare with OBC DA architecture. The proposed design is also implemented Field Programmable Gate Array and the results shows that the proposed architecture has less slices than best existing designs. The proposed architecture is used in decimation filter of hearing aids applications using matlab simulink, which removes the unwanted signal. Keywords Speech signal · Decimation filter · Distributed Arithmetic · Hearing aid · FIR filter · Half band filter * S. Radha Rammohan [email protected]
1 Introduction
N. Jayashri [email protected]
Hearing aids are sound modulating devices which allow a person with hearing loss to hear well. Effective speech recognition capabilities in a noisy enviornment are the major challenges in the hearing aids (Kuo et al. 2010; Gahlawat et al. 2016). The emphasis in this paper was on improving the filter which forms an important block in the systems of hearing aids. The hearing aid system is placed near the ear of patients which is tiny in size, quick in process, and long battery life should be required. This makes designing a fast area effective filter for reducing the power consumption. Many filters are designed for removing noise signal and enhance the strength of the signals, but finite impulse response (FIR) filters are stable and linear in phase response which is more useful in filt
Data Loading...
