Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips
Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips discusses architectures, circuits and procedures for the optimum design of bandpass sigma-delta (SD) A/D interfaces for mixed-signal chips in standa
- PDF / 33,704,843 Bytes
- 478 Pages / 432 x 684 pts Page_size
- 20 Downloads / 240 Views
		    Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips by
 
 José M. de la Rosa University of Seville, Spain
 
 Belén Pérez-Verdú University of Seville, Spain
 
 and
 
 Angel Rodríguez-Vázquez University of Seville, Spain
 
 KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW
 
 eBook ISBN: Print ISBN:
 
 0-306-48194-4 0-7923-7678-1
 
 ©2004 Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow Print ©2002 Kluwer Academic Publishers Dordrecht All rights reserved
 
 No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher
 
 Created in the United States of America
 
 Visit Kluwer Online at: and Kluwer's eBookstore at:
 
 http://kluweronline.com http://ebooks.kluweronline.com
 
 A Visi y al que viene de camino A Alberto y Aitana A nuestros padres
 
 Contents
 
 List of Figures
 
 xiii
 
 List of Tables
 
 xxiv
 
 Preface
 
 xxv
 
 Acknowledgments
 
 xxvii
 
 Prologue
 
 xxix
 
 Chapter 1: Bandpass Sigma-Delta A/D Converters – Fundamentals and State-of-the-Art 1.1 Introduction 1.2 Analog-to-digital interfaces for digital radio receivers 1.3 Analog-to-Digital Conversion: Fundamentals 1.3.1 Sampling 1.3.2 Quantization
 
 1.4 Oversampling
 
 6 8
 
 Analog-to-Digital Converters
 
 1.4.1 Basic architecture of a modulator 1.4.2 Figures of merit 1.4.2.1 Signal-to-noise ratio 1.4.2.2 Dynamic range and effective resolution 1.4.3 First-order lowpass modulator 1.4.4 Lowpass modulator architectures 1.4.5 Second-order lowpass Modulator 1.4.6 High-order lowpass modulators 1.4.7 Multi-bit lowpass modulators
 
 1.5 Bandpass
 
 1 2 5
 
 11 13 13 13 14 16 17 18 22
 
 23
 
 modulators
 
 1.5.1 Quantization noise shaping of bandpass 1.5.2 Signal passband location
 
 1.6 Synthesis of bandpass
 
 10
 
 modulators
 
 modulator architectures
 
 1.6.1 The Lowpass-to-bandpass transformation method 1.6.1.1 Pattern noise of second-order bandpass 1.6.2 Other lowpass-to-bandpass transformations
 
 modulators
 
 25 28
 
 30 30 33 35
 
 viii
 
 36
 
 1.6.3 Optimized synthesis of 1.6.4 Quadrature bandpass modulators 1.6.5 N-path bandpass modulators 1.6.6 Continuous-time bandpass modulators
 
 1.7 Decimation for bandpass 1.8 State-of-the-art bandpass
 
 37 41 43
 
 46 48
 
 ADCs ADCs
 
 Chapter 2: Switched-Current Building Blocks for
 
 Modulators
 
 2.1 Introduction 2.2 Principle of Operation: The Current Memory Cell 2.3 SI Integrators 2.3.1 Review of discrete-time integrators 2.3.2 SI delay elements 2.3.3 SI non-inverting integrators 2.3.4 SI inverting integrators 2.3.5 Generalized SI integrators
 
 2.4 SI Differentiators 2.4.1 Discrete-time differentiators 2.4.2 Inverting SI differentiators 2.4.3 Non-inverting SI differentiators 2.4.4 Bilinear SI differentiators
 
 2.5 SI Resonators 2.5.1 Biquad filter background 2.5.2 Discrete-time resonators 2.5.2.1 Resonator structures based on differentiators and integrators 2.5.2.2 Delay element based resonators 2.5.3 SI Resonators 2.5.3.1 SI LDI loop resonators 2.5.3.2 SI FE loop resonators 2.5.3.3 SI delay l		
 
	 
	 
	 
	 
	 
	 
	 
	 
	 
	 
	