Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-lo
- PDF / 4,967,915 Bytes
- 21 Pages / 595.276 x 790.866 pts Page_size
- 84 Downloads / 170 Views
Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-low Power Applications Maryam Shaveisi 1 & Abbas Rezaei 1
# Springer Science+Business Media, LLC, part of Springer Nature 2020
Abstract It is obvious that the design of low power digital circuits is very important. Hence, reversible logic can be used as the great method for reducing power consumption. In this paper, we attempt to present various CNTFET-based reversible combinational circuits such as multiplexers and decoders by simultaneous use of the reversible Fredkin gate and Gate Diffusion Input (GDI) technique. At first, we illustrate the block diagram of multiplexers and decoders according to the definition of reversible gates. Then, we introduce the design approach of CNTFET-based circuits by using the GDI technique. All structures are simulated using Synopsys HSPICE with standard 32 nm CNTFET technology in various conditions including temperature 27 °C, simulation time from zero to 100 ns, and other parameters are the variable. In this work, we investigate the variation effect of supply voltage, temperature, number of nanotubes, and chiral vector in performance evaluation of the mentioned circuits. In addition, the ECPOT analysis is reported. According to the results, the proposed CNTFET-based reversible multiplexers achieve a significant saving in average power consumption (approximately 99.99% for 2:1 multiplexer, 99.95% for 4:1 multiplexer, 99.96% for 8:1 multiplexer compared with the best previous work) and the average power consumption for 16:1 multiplexer is 25.47 nw. The proposed CNTFET-based reversible decoders have high performance in the average power consumption (approximately 99.99% for 2:4 decoder, 99.99% for 3:8 decoder, and 99.22% for 4:16 decoder compared with the best previous work). Moreover, applying these suggested circuits significantly improves the speed, PDP, and EDP of complex arithmetic structures. Keywords Reversible logic . Combinational circuits . Carbon nanotube field effect transistor . Average power consumption
1 Introduction Due to the fast growth of technology, the construction of electronic devices in nano-scale is necessary. Prediction of dimension reduction was expressed by Gordon Moore in 1965 and in which the complexity of chips will double every 18 months, adherence to this law forced the designers of integrated circuits to reduce the size of chips [1]. Nowadays, Complementary-Oxide-Metal-Semiconductor (CMOS) technology is widely used for reach to low power and high speed circuits, but changing the scale in silicon transistors leads to various problems such as high leakage current, design complexity, and increasing costs of lithography [2]. Therefore,
* Maryam Shaveisi [email protected] 1
Department of Electrical Engineering, Kermanshah University of Technology, Kermanshah, Iran
despite some problems in CMOS technology, carbon nanotube field effect transistors (CNTFETs) have been introduced as one of the best replacements for silicon tra
Data Loading...
