Digital Phase Lock Loops Architectures and Applications
Digital phase lock loops are critical components of many communication, signal processing and control systems. This exciting new book covers various types of digital phase lock loops. It presents a comprehensive coverage of a new class of digital phase lo
- PDF / 8,171,410 Bytes
- 198 Pages / 479.823 x 743.876 pts Page_size
- 42 Downloads / 294 Views
Digital Phase Lock Loops
Digital phase lock loops are critical components of many communication, signal processing and control systems. Th is exciting new book covers various types of digital phase lock loops. It presents a comprehensive coverage of a new class of digital phase lock loops called the time delay tanlock loop (TDTL). It also details a number of architectures that improve the per # mance of the TDTL through adaptive techniques that overcome the conflicting requirements of the locking rage and speed of acquisition. Th eseequirements r are of paramount importance in many applications including wireless commu nications, consumer electronics and others. Digital Phase Lock Loops then illustrates the process of converting the TDTL class of digital phase lock loops for implementation on an FPGAbased reconfigurable system. Th ese devices are being utilized in softwaredefined radio, DSPbased designs and many other communication and electronic systems to implement complex highspeed algorithms. Th eir flexibility and reconfigurability facil itate rapid prototyping, onthefly upgradeability, and code reuse with minimum effort and complexity. Th e practical real time results, of the various TDTL architec tures, obtained from the reconfigurable implementations are compared with those obtained through simulations with MATLAB/Simulink. Th e material in this book will be valuable to researchers, graduate students, and practicing engineers.
Digital Phase Lock Loops
isbn 0 387328637
›
springer.com
DIGITAL PHASE LOCK LOOPS
Digital Phase Lock Loops Architectures and Applications
by
SALEH R. AL-ARAJI Etisalat University College, Sharjah, UAE
ZAHIR M. HUSSAIN RMIT University, Melbourne, Australia
and
MAHMOUD A. AL-QUTAYRI Etisalat University College, Sharjah, UAE
A C.I.P. Catalogue record for this book is available from the Library of Congress.
ISBN-10 ISBN-13 ISBN-10 ISBN-13
0-387-32863-7 (HB) 978-0-387-32863-8 (HB) 0-387-32864-5 (e-book) 978-0-387-32864-5 (e-book)
Published by Springer, P.O. Box 17, 3300 AA Dordrecht, The Netherlands. www.springer.com
Printed on acid-free paper
All Rights Reserved © 2006 Springer No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Printed in the Netherlands.
This book is dedicated to our families
Contents Preface
xi
Acknowledgement
xv
Acronyms
xvii
1 General Review of Phase-Locked Loops 1.1 Overview of Phase-Locked Synchronization 1.2 The Synchronization Challenge . . . . . . 1.3 Phase-Locked Loops . . . . . . . . . . . . 1.3.1 Analog Phase-locked Loops . . . . 1.3.2 PLL Basic Components . . . . . .
Data Loading...
