Low Power Design Techniques for Integrated Circuits

It is essential to retain power and energy efficiency in low-power integrated circuits (ICs) over a wide load current/voltage range to reduce the consumption from the battery in portable/non-portable devices. The power/energy efficiency highly depends on

  • PDF / 16,701,887 Bytes
  • 319 Pages / 453.543 x 683.15 pts Page_size
  • 85 Downloads / 358 Views

DOWNLOAD

REPORT


Rohit Dhiman Rajeevan Chandel   Editors

Nanoscale VLSI Devices, Circuits and Applications

123

Energy Systems in Electrical Engineering Series Editor Muhammad H. Rashid, Florida Polytechnic University, Lakeland, USA

More information about this series at http://www.springer.com/series/13509

Rohit Dhiman Rajeevan Chandel •

Editors

Nanoscale VLSI Devices, Circuits and Applications

123

Editors Rohit Dhiman Department of Electronics and Communication Engineering National Institute of Technology Hamirpur (HP) Hamirpur, Himachal Pradesh, India

Rajeevan Chandel Department of Electronics and Communication Engineering National Institute of Technology Hamirpur (HP) Hamirpur, Himachal Pradesh, India

ISSN 2199-8582 ISSN 2199-8590 (electronic) Energy Systems in Electrical Engineering ISBN 978-981-15-7936-3 ISBN 978-981-15-7937-0 (eBook) https://doi.org/10.1007/978-981-15-7937-0 © Springer Nature Singapore Pte Ltd. 2020 This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use. The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations. This Springer imprint is published by the registered company Springer Nature Singapore Pte Ltd. The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721, Singapore

To my revered Parents, for their affection and untiring efforts in my upbringing. Also dedicated to my wife, Anjali, and our loving daughter, Shipra Dhiman, for their precious time and patience. —Rohit Dhiman My loving family, Prof. Ashwani Kumar Chandel, our dear son, Ayush Chandel, and very affectionate daughter-in-law, Nilanshi. My respected mother, mother-in-law & teachers and dear students who have always been a source of my continued efforts for academic excellence. —Rajeevan Chandel

Preface

The perpetual scaling of complementary metal-oxide semiconductor (CMOS) technology has resulted in significant performance improvements in very large-scale integration (VLSI) circuit design techniques and sy

Data Loading...