CMOS Telecom Data Converters
CMOS Telecom Data Converters compiles the latest achievements regarding the design of high-speed and high-resolution data converters in deep submicron CMOS technologies. The four types of analog-to-digital converter architectures commonly found in this ar
- PDF / 51,810,042 Bytes
- 610 Pages / 439.37 x 666.14 pts Page_size
- 89 Downloads / 296 Views
CMOS Telecom Data Converters Edited by
Angel Rodriguez-Vazquez Institute of Microelectronics of Seville, Spanish Microelectronics Center, IMSE-CNM (CSIC) and Department of Electronics, University of Seville, Spain
Fernando Medeiro Institute of Microelectronics of Seville, Spanish Microelectronics Center, IMSE-CNM (CSIC) and Department of Electronics, University of Seville, Spain and
Edmond Janssens ST Microelectronics, Belgium
Springer Science+Business Media, LLC
A c.I.P. Catalogue record for this book is available from the Library of Congress.
ISBN 978-1-4419-5382-7 DOI 10.1007/978-1-4757-3724-0
ISBN 978-1-4757-3724-0 (eBook)
Printed on acid-free paper
AII Rights Reserved
© 2003 Springer Science+Business Media New York Originally published by Kluwer Academic Publishers in 2003 Softcover reprint of the hardcover 1st edition 2003 No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permis sion from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.
CONTENTS
V
CONTENTS Foreword
xix
Projects in the MSD Cluster
xxi
The book at a glance Contributors CHAPTER 1: NYQUIST-RATE CONVERTERS: AN OVERVIEW Roberto Rivoir
xxiii XXVll
1
I. Introduction: Data Converters As Data Conversion Systems 2. Principles Of Data Conversion
4
2.1 Fundamental processes of analog-to-digital conversion
4
2.2 Quantization
5
2.3 Sampling, downs amp ling and oversampling
9
3. Architectures Of Nyquist Rate Converters
14
3.1 ADC classification
14
3.2 The integrating dual ramp ADC
15
3.3 The incremental ADC
17
3.4 Sigma-delta ADC versus Nyquist rate ADCs
19
3.5 The successive approximation ADC
21
3.6 The algorithmic ADC
24
3.7 The full flash ADC
25
3.8 The two-step flash ADC
27
3.9 Interleaving, pipelining
29
3.10 The pipeline ADC
30
3.11 The folding ADC
31
4. Future Directions And Conclusions
32
5. Acknowledgments
33
vi
CMOS TELECOM DATA CONVERTERS
References CHAPTER
34
2:
SIGMA-DELTA CMOS ADCs:
AN
OVERVIEW OF THE
STATE-OF-THE-ART
37
Angel Rodriguez-Vazquez, Rocio del Rio, Jose M de la Rosa, Ramon Tortosa, Fernando Medeiro and Belen Perez- Verdu 1. Introduction
37
2. Architecture And Components Of ~~Cs
42
3. Ingredients Of Sigma-Delta Modulators
45
3.10versampling
46
3.2 Error Processing
48
3.3 Feedback
51
4. Classification Of~~M Ic Architectures
53
5. Discrete-Time Sigma-Delta Modulators
55
5.1 Single Quantizer Single-Bit Architectures
56
5.2 Single Quantizer Multi-Bit Architectures
60
5.3
~~M
Architectures Containing Several Quantizers
5.4 BP DT ~8. Modulators
64 71
6. Continuous-Time Sigma-Delta Modulators
74
7. About The Influence Of Circuit Non-Idealities
79
8. Conclusions
81
9. References
81
9.1 General References
81
9.2 DT LP~~ ICs
83
9.3 BP Sigma-Delta Mo
