• PDF / 658,306 Bytes
• 5 Pages / 585 x 783 pts Page_size
• 47 Downloads / 204 Views

DOWNLOAD

REPORT

Introduction For the past few decades, physical scaling of the device and gate dielectric have been the approach to enhance transistor performance.1 However, traditional silicon dioxide dielectrics have been pushed to the physical limit as the gate oxides are required to scale

Recommend Documents

Junction contact materials and interfaces in Si channel devices

165 18 570KB

Fabrication of Si-Gate CMOS Devices In A Heteroepitaxial Si/Caf 2 /Si Structure

204 38 2MB

High Mobility Channel Materials and Novel Devices for Scaling of Nanoeelectronics beyond the Si Roadmap

151 61 1MB

Novel contact structures for high mobility channel materials

170 50 1MB

Implications of Gate Misalignment for Ultra-narrow Multi-gate Devices

238 105 36MB

P Channel Mosfet Devices in Nanocrystalline Silicon

163 80 3MB

New materials for post-Si computing: Ge and GeSn devices

170 92 2MB

Effects of Poly-Si Annealing on Gate Oxide Charging Damage in Poly-Si Gate Etching Process

183 22 463KB

Semiconductor Nanocrystal Floating-gate Memory Devices

171 54 2MB

Floating Gate Devices: Operation and Compact Modeling

184 97 3MB

Gate Leakage Suppression and Contact Engineering in Nitride Heterostructures

171 99 159KB

Back Gate Effects in N-Channel Monocrystalline Silicon Devices-on-Glass and their Suppression by Boron Ion Implantation

147 70 746KB