Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for
- PDF / 4,198,336 Bytes
- 186 Pages / 439.37 x 666.142 pts Page_size
- 66 Downloads / 207 Views
Sumit Ahuja • Avinash Lakshminarayana Sandeep Kumar Shukla
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
123
Sumit Ahuja ECE Department Virginia Polytechnic Institute and State 302 Whittmore Hall Blacksburg, VA 24061 USA [email protected]
Avinash Lakshminarayana ECE Department Virginia Tech 302 Whittmore Hall Blacksburg, VA 24061 USA [email protected]
Sandeep Kumar Shukla Bradley Department of Electrical and Computer Engineering Virginia Tech 302 Whittemore Hall Blacksburg, VA 24061 USA [email protected]
ISBN 978-1-4614-0871-0 e-ISBN 978-1-4614-0872-7 DOI 10.1007/978-1-4614-0872-7 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2011940325 © Springer Science+Business Media, LLC 2012 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com)
To the friends and families, and all our fellow Hokies. – Sumit Ahuja and Avinash Lakshminarayana and Sandeep K. Shukla
Preface
Designing low-power computing hardware has always been a priority since the early 1990s. The famous graph drawn by Intel’s Shekhar Borkar is now imprinted in the minds of designers. It was realized that as the clock speed is scaled from mega hertz to giga hertz, the heat density on the surface of silicon chip would compare with that of rocket nozzles to the surface of the sun. Computing in today’s era has become pervasive in the form of handheld devices, smart phones, tablet computers, and most importantly bio implantable devices. Borker’s graph aptiy captures the need for reducing heat dissipation subsequently battery life conservation. The battery life of devices that are implanted inside one’s body must be sufficient to not require surgical substitution every few years. The wireless sensor network technology deployed for reconnaissance purposes by the military or for disaster management scenarios also brought in the requirement of long battery life despite the energy expensive communication functionalities. In the past few years, the mode of computation has changed so rapidly that ubiquitous and pervasive computing is a reality. However, this wide spread use of computing and communication in our everyday lives, and for critical applications, the issues of privacy and security surfaced significantly. This meant the ability to encrypt
Data Loading...
